Introduction
Introducing additive (La, Mg, Al) in the gate stack is a well accepted solution to obtain low Vt on transistors of 32 nm node CMOS technologies and beyond [1-2-3] . Controversial results have been published relatively to electrostatic effects as well as quality, reliability and performance of such layers. Using data from a wide panel of experiments ( Fig.1 and Fig.2 ) and focusing on the analysis of the interfacial quality and reliability, this paper will precise benefits and trade-offs obtained through these dopants.
Main results
Nitrogen (N). Shifts of threshold voltages are believed to be due to interfacial dipoles or charges at the high-k (HK) / interfacial layer (IL) interface induced by diffusion of dopants throughout the stacks [4] [5] . These diffusions towards the SiON/Si interface are believed to create defects affecting the performance and reliability of the transistors. As N may be inserted in all the key stack sub-layers, for example TiN, HfSiON, SiON, it is of crucial importance to quantify its impact. In particular, the impact on drain current can be evidenced by investigating the NBTI and the inversion mobility (Fig.3) . Both pMOS NBTI shift and nMOS mobility values are correlated [6] and depend on N concentration and distribution within the interfacial layer. The presence of N at the interface is also correlated to a higher density of interface defects (Nit), with a specific energy distribution. A characteristic peak appears close to the conduction band (Ec), which magnitude is proportional to the amount of diffused N (Fig.4) .
Lanthanum & Magnesium for nMOS. The introduction of La could also create extra Nit when La reaches the Si interface. These Nit also show a specific electrical signature with a hump near mid gap (Fig.5) , very similar to the well known Pb-centers signature [7] . These additional defects further degrade the mobility. On the contrary, optimized La content does not show any Dit increase while a significant Vfb shift (~0.5 V) and no (weak) mobility degradation can be obtained (Fig.6) [8] . In this case, PBTI is also not degraded compared to La free stacks of good quality (Fig.7) .
Mg presents electrical properties close to La, with the ability to shift Vt towards N+ gate [3] . As for La, the effects of Mg on performance and reliability may be studied through the characterization of the Si/oxide interface. For Mg a very specific Dit signature is observed, with a strong hump near Ev and a medium one near Ec (Fig.8) .
Aluminum for pMOS. Al doping can induce significant WF eff shifts towards P+: over 0.5V shift is for >3nm SiO 2 layer covered with Al 2 O 3 (Fig.9) . However in all cases a Roll-off effect strongly reduces the gain due to Al at lower EOT(~1nm) [9] . Thinnest EOT are obtained by introducing Al from metal electrode but WF eff P+ shift due to dipole is modulated due to reduced WF of Al-doped metal (Fig.10 ).
Comparing TaAlN stacks of Fig.2 we observe a high typical N signature in the gap (Fig.11) , enhanced with Al close to SiO 2 , while no extra hump due to Al is observed. The cause of this enhanced N signature (confirmed by NBTI Fig.12 ) remains to understand. Depending on process conditions, Al containing stacks may present broad variations of degradation level (Fig.12 ). However optimized conditions (thin TiN, low [Al],…) can lead to significant Vt modulation, good reliability ( Fig.13 ), low interface states density and good mobility. Notice than hole mobility is shown to be less affected than electron mobility, especially for short gate length [10] . Moreover Fig.14 shows for TaAlN that for small gate length the discrepancies observed for long channel vanish (edge defects are more critical than Al induced defects). Good mobility values as high as 100 cm 2 /Vs may be obtained down to Lg=30nm. Finally defects generated by Al are also shown to be low enough to allow excellent Vt mismatch (A VT <1.5mV.µm) Fig.15. 
Conclusions
Low Vt control can be efficiently achieved by dopants insertion in the gate stack. However dopants amount and diffusion must be carefully controlled to avoid detrimental effects on drive currents and reliability. In depth analysis of Si/SiON interface can help for a good process optimization. 
